Advanced Solid State Memory Conversion with Advance On-board Test Capability
Navy SBIR 2010.2 - Topic N102-129
NAVAIR - Mrs. Janet McGovern - [email protected]
Opens: May 19, 2010 - Closes: June 23, 2010

N102-129 TITLE: Advanced Solid State Memory Conversion with Advance On-board Test Capability

TECHNOLOGY AREAS: Air Platform, Sensors, Battlespace

ACQUISITION PROGRAM: PMA-265 F/A-18 Super Hornet, Hornet, and Growler Program

RESTRICTION ON PERFORMANCE BY FOREIGN CITIZENS (i.e., those holding non-U.S. Passports): This topic is "ITAR Restricted." The information and materials provided pursuant to or resulting from this topic are restricted under the International Traffic in Arms Regulations (ITAR), 22 CFR Parts 120 - 130, which control the export of defense-related material and services, including the export of sensitive technical data. Foreign Citizens may perform work under an award resulting from this topic only if they hold the "Permanent Resident Card", or are designated as "Protected Individuals" as defined by 8 U.S.C. 1324b(a)(3). If a proposal for this topic contains participation by a foreign citizen who is not in one of the above two categories, the proposal will be rejected.

OBJECTIVE: Develop an innovative solid-state memory storage unit that allows for rapid insertion of advancing commercial memory densities while maintaining shell backwards compatibility for existing sensor systems, and providing advanced embedded capabilities for interface personalization and in-situ sensor system testing.

DESCRIPTION: The Government spends significant resources on mass data storage devices. Development of these systems is expensive as is the upgrade, and with the continuous need for memory devices to stay on pace with advancing sensor technology, upgrades are frequently desired, but infrequently delivered. The Navy supports multiple varieties of storage devices that are designed for specific sensor systems, interfaces, and standards, adding to the cost and complexity of providing up to date mass data storage devices.

This initiative seeks develop an innovative low-cost solid state storage unit that is easily upgradeable and cross-platform compatible. The developed technology should implement a memory subsystem that accepts drop-in pluggable solid state drives for memory density upgrades, for easy and inexpensive replacement (plug-in) comparable to that of commercial/industrial market upgrades for their memory products.

Unlike existing systems, the proposed design would implement a Field-Programmable Gate Array (FPGA) controlled solid state core resulting in increased control and configurability over in-field models. The hardware should be configurable �on-the-fly� for use with various interfaces and standards (e.g., STANAG-4575, GigE, RS-422, etc.) specific to the diverse tactical sensor systems. This cross-platform capability would reduce �per sensor� development and would be a low cost, innovative solution for increasing device availability for users with high priority needs.

In addition to expandable memory and cross platform capability the device would implement in-system capabilities for sensor and cable testing to reduce system maintenance costs. This innovative approach would increase system level capability while reducing overall cost.

The proposed mass memory device would meet the form and fit requirements of the various sensor systems. A goal is to re-use the solid state storage assemblies (shells) for a form, fit, function solution If this proves to be impossible, the hardware would be designed so that it could be interchangeably packaged into a variety of custom-designed system-compatible enclosures. Size, weight, and power (SWAP) would meet or exceed current performance parameters with a desired weight reduction on the order of 25-50% and alternative power/data sources for ground access (USB 2.0 or later, power-over-Ethernet, A/C, etc.). The system would sustain write speeds in excess of 500 Mbytes/sec, and total storage capacities in excess of 1 TB (terabyte).

PHASE I: Develop a proof-of-concept for the proposed approach to incorporate FPGA-controlled high density solid state storage with drop-in pluggable memories which meet the described requirements. Provide an analysis of technology driven storage capacity improvements and how those improvements will be incorporated into the existing storage device.

PHASE II: Develop a prototype of the solid state core assembly based on Phase I functional design. Develop enclosure systems (pre-existing shells or custom designs) for the interchangeable sensor-configurable hardware. Provide detailed analysis of the solid state memory performance in a laboratory as well as a dynamic aircraft environment. Provide by analysis, assembly reliability and anticipated improvements. Demonstrate sustained, stable operation of the power source in excess of 2 hours.

PHASE III: Develop a solid state storage assembly core design package for integration into tactical systems such as the Advanced Tactical Air Reconnaissance System (ATARS) or SHAred Reconnaissance Pod (SHARP). Conduct flight testing of the solid state storage assembly on a Navy aircraft to show that the assembly meets all performance requirements.

PRIVATE SECTOR COMMERCIAL POTENTIAL/DUAL-USE APPLICATIONS: The ability to increase storage capacity within a given SWAP environment can be utilized by a number of commercial environments including ship and space system. Application for bulk data collections and storage by DEA (drug enforcement administration), law enforcement, and the Department of Homeland Security will facilitate the quantity and fidelity of the data available to share in a real time and near real time situation.

REFERENCES:
1. STANAG-4575 NSA/0486(2009)-JAIS/4575 08 May 2009 � "NATO Advanced Data Storage Interface (NADSI)"

2. Serial ATA Revision 2.6 Specification (Feb 07), "Serial ATA Specification Rev 2.6 Gold"

KEYWORDS: Solid State Disk; Solid State Memory; High Density storage; Core Memory; In-Situ-Sensor Testing; Sensor Interfaces

** TOPIC AUTHOR (TPOC) **
DoD Notice:  
Between April 21 and May 19, 2010, you may talk directly with the Topic Authors to ask technical questions about the topics. For reasons of competitive fairness, direct communication between proposers and topic authors is
not allowed starting May 19, 2010, when DoD begins accepting proposals for this solicitation.
However, proposers may still submit written questions about solicitation topics through the DoD's SBIR/STTR Interactive Topic Information System (SITIS), in which the questioner and respondent remain anonymous and all questions and answers are posted electronically for general viewing until the solicitation closes. All proposers are advised to monitor SITIS (10.2 Q&A) during the solicitation period for questions and answers, and other significant information, relevant to the SBIR 10.2 topic under which they are proposing.

If you have general questions about DoD SBIR program, please contact the DoD SBIR Help Desk at (866) 724-7457 or email weblink.